

Electronics Science

Miss. Karle.P.S

Combinational Logic

- Combinational Logic:
 - Output depends only on current input
 - Has no memory

Sequential Logic

- Sequential Logic:
 - Output depends not only on current input but also on past input values, e.g., design a counter
 - Need some type of memory to remember the past input values



Sequential Logic: Concept

- Sequential Logic circuits remember past inputs and past circuit state.
- Outputs from the system are "fed back" as new inputs
 - With gate delay and wire delay
- The storage elements are circuits that are capable of storing binary information: memory.

Synchronous vs. Asynchronous

There are two types of sequential circuits:

- **Synchronous** sequential circuit: circuit output changes only at some discrete instants of time. This type of circuits achieves synchronization by using a timing signal called the *clock*.
- Asynchronous sequential circuit: circuit output can change at any time (clock less).

Synchronous Sequential Circuits:





(b) Timing diagram of clock pulses

The flip-flops receive their inputs from the combinational circuit and also from a clock signal with pulses that occur at fixed intervals of time, as shown in the timing diagram.

Sequential Circuits

Clock Period FF Combinational Circuit FF

Smallest clock period = largest combinational circuit delay between any two directly connected FF, subjected to impact of FF setup time.

SR Latch (NAND version) S' R' Q S Q Q 1 00 0 1 1 Set Ο 1 0 Q' () R' 1 1 1

ХУ	NAND
00	1
01	1
10	1
11	0

SR Latch (NAND version) $1 \stackrel{s'}{\longrightarrow} Q 1$ $0 \stackrel{g'}{\longrightarrow} Q 1$ $0 \stackrel{g'}{\longrightarrow} Q \stackrel$

Q' ()



1 0

1 1

R'

1

Hold

0

SR Latch (NAND version) $1 \stackrel{s'}{\longrightarrow} Q 0$ $\frac{s' R' Q Q'}{0 0}$ 0 1 1 0 Set

Q' 1



1 0

1 1

0

1

1

0

R'

Ω

Reset

Hold

SR Latch (NAND version) S R' Q S Q Q () 00 Set 0 1 0 1 0 Reset 0 1 Q' <mark>1</mark> 1 R' 1 1 1 Hold 0 Hold \mathbf{O} 1

NAND
1
1
1
0

SR Latch (NAND version)



S' Q R' Q 1 Disallowed 0 0 Set 1 0 0 1 0 Reset 0 1 1 1 1 Hold 0 Hold Ω 1



SR Latch with Clock signal



(a) Logic diagram

(b) Function table

Latch is sensitive to input changes ONLY when C=1

One way to eliminate the undesirable indeterminate state in the RS flip flop is to ensure that inputs S and R are never 1 simultaneously. This is done in the *D latch*:



B Latch with Transmission Gates



C=1 → TG1 closes and TG2 opens → Q'=D' and Q=D
 C=0 → TG1 opens and TG2 closes → Hold Q and Q'

Flip-Flops

- Latches are "transparent" (= any change on the inputs is seen at the outputs immediately when C=1).
- This causes synchronization problems.
- Solution: use latches to create flip-flops that can respond (update) only on specific times (instead of any time).
- Types: RS flip-flop and D flip-flop

Master-Slave FF configuration using SR latches



Master-Slave FF configuration

using SR latches (cont.)

S R CLK Q Q'	
0 0 1 $Q_0 Q_0'$ Store	
0 1 1 0 1 Reset	
1 0 1 1 0 Set	
1 1 1 1 1 Disallow	ed
$X X 0 Q_0 Q_0'$ Store	

- •When C=1, master is enabled and stores *new* data, slave stores *old* data.
- •When C=O, master's state passes to enabled slave, master not sensitive to new data (disabled).



D Flip-Flop



Characteristic Tables Defines the logical properties of a flip-flop (such as a

- Defines the <u>logical</u> properties of a flip-flop (such as a truth table does for a logic gate).
- Q(t) present state at time t
- Q(t+1) next state at time t+1

Characteristic Tables (cont.)

SR Flip-Flop				
S	R	Q(†+1)	Operation	
0	0	Q(†)	No change/Hold	
0	1	0	Reset	
1	0	1	Set	
1	1	?	Undefined/Invalid	

Characteristic Tables (cont.)

	D Flip-Flop				
D	Q(†+1)	Operation	\$\$\$\$\$\$\$\$\$\$\$		
0	0	Set	555555555555555555555555555555555555555		
1	1	Reset			

Characteristic Equation: Q(t+1) = D(t)



Sequential Circuit Analysis

- *Analysis*: Consists of obtaining a <u>suitable</u> description that demonstrates the <u>time sequence</u> of inputs, outputs, and states.
- Logic diagram: Boolean gates, flip-flops (of any kind), and appropriate interconnections.
- The logic diagram is derived from any of the following:
 - Boolean Equations (FF-Inputs, Outputs)
 - State Table
 - State Diagram

Example

- Input: x(t)
- <u>Output:</u> y(t)
- <u>State:</u> (A(t), B(t))
- What is the <u>Output</u>
- What is the <u>Next State</u> <u>Function</u>?



PJF - 26

Example (continued)

- Boolean equations functions:
 - A(t+1) = A(t)x(t)B(t)x(t)
 - B(t+1) = A'(t)x(t)
 - y(t) = x'(t)(B(t) + A(t))



State taba blauliph aria e tabe with the following four sections:

- *Present State* the values of the state variables for each allowed state.
- *Input* the input combinations allowed.
- *Next-state* the value of the state at time (t+1) based on the <u>present state</u> and the <u>input</u>.
- Output the value of the output as a function of the <u>present</u> state and (sometimes) the <u>input</u>.
- From the viewpoint of a truth table:
 - the inputs are Input, Present State
 - and the outputs are Output, Next State

Example: State Table

- The state table can be filled in using the next state and output equations:
 - A(t+1) = A(t)x(t) + B(t)x(t)
 - $B(t+1) = \overline{A}(t)x(t);$
 - $y(t) = \overline{x}(t)(B(t) + A$

Present State	Input	Next State	Output
A(t) B(t)	x(t)	A(t+1) B(t+1)	y(t)
0 0	0	0 0	0
0 0	1	0 1	0
0 1	0	0 0	1
0 1	1	1 1	0
1 0	0	0 0	1
1 0	1	1 0	0
1 1	0	0 0	1
1 1	1	1 0	0

State Diagrams

- The sequential circuit function can be represented in graphical form as a <u>state diagram</u> with the following components:
 - A <u>circle</u> with the state name in it for each state
 - A <u>directed arc</u> from the <u>Present State</u> to the <u>Next State</u> for each <u>state</u> <u>transition</u>
 - A label on each <u>directed arc</u> with the <u>Input</u> values which causes the <u>state transition</u>, and
 - A label:
 - On each <u>circle</u> with the <u>output</u> value produced, or
 - On each <u>directed arc</u> with the <u>output</u> value produced.

• Diagram gets

- Diagram gets confusing for large circuits
- For small circuits usually easier to understand than the state table



Summary

- Sequential circuit timing analysis
- Flip-Flop
 - Transmission gate based flip-flop design
 - Setup time